

4 circuit is equal to a power supply voltage applied to the
5 second MOS transistors constituting the internal circuit.

4. (Amended) A semiconductor device according to Claim
2 2, wherein a gate length of the first MOS transistors is equal
3 to a gate length of the second MOS transistors.

7. (Amended) A semiconductor device according to Claim
1, wherein a power supply voltage applied to the first MOS
transistors constituting the input circuit or the output
circuit is higher than a power supply voltage applied to the
second MOS transistors constituting the internal circuit.

Please add the following claims:

21. (New) A semiconductor device according to Claim 2,
wherein a power supply voltage applied to the first MOS
transistors constituting the input circuit or the output
circuit is equal to a power supply voltage applied to the
second MOS transistors constituting the internal circuit.

22. (New) A semiconductor device according to Claim 21,
wherein a gate length of the first MOS transistors is equal to
a gate length of the second MOS transistors.

1 23. (New) A semiconductor device according to Claim 3,
2 wherein a gate length of the first MOS transistors is equal to
3 a gate length of the second MOS transistors.

1 24. (New) A semiconductor device according to Claim 21,
2 wherein a gate insulating film thickness of the first MOS
3 transistors is equal to a gate insulating film thickness of
4 the second MOS transistors.

1 25. (New) A semiconductor device according to Claim 21,
2 wherein an area of the active region in which the first MOS
3 transistors are formed is larger than an area of the active
4 region in which the second MOS transistors are formed.

1 26. (New) A semiconductor device according to Claim 2,
2 wherein a power supply voltage applied to the first MOS
3 transistors constituting the input circuit or the output
4 circuit is higher than a power supply voltage applied to the
5 second MOS transistors constituting the internal circuit.